10

15

## **CLAIMS**

- 1. A microcomputer comprising:
  - at least one processor;
  - a debug circuit;
  - a system bus coupling the processor and debug circuit; and
- a communication link coupling the processor and debug circuit, wherein the processor is configured to transmit to the debug circuit through the communication link a plurality of bit values each representing a state of an operation in the processor including at least one of:

an operand address; and

an instruction address.

- 2. The microcomputer according to claim 1, wherein at least one of the plurality of bit values represents a state of an operation in the processor including an operand value and operand address.
- 3. The microcomputer according to claim 1, wherein the processor is further configured transmit to the debug circuit a program counter value indicating the program counter of the processor.
- 4. The microcomputer according to claim 3, wherein the program counter has a value corresponding to a value of the program counter at a writeback stage of a pipeline of the processor.
- 5. The microcomputer according to claim 4, wherein the processor is further configured transmit to the debug circuit a status indicating that a computer instruction is in the writeback stage is a valid computer instruction.
  - 6. The microcomputer according to claim 4, wherein the processor is further configured transmit to the debug circuit a status indicating that the computer instruction in the writeback stage is a first instruction past a branch instruction.

20

- 7. The microcomputer according to claim 6, wherein the processor is further configured transmit to the debug circuit a status indicating a type of an executed branch instruction.
- 8. The microcomputer according to claim 7, wherein the debug circuit is configured to transmit a trace packet indicating the type of the executed branch instruction.
  - 9. The nicrocomputer according to claim 1, wherein the plurality of bit values representing a pre-execution state of the processor.
- 10. The microcomputer according to claim 1, wherein the processor is configured to suppress transmitting the plurality of bit values upon detecting an exception.
  - 11. The microcomputer according to claim 1, wherein the processor is further configured transmit to the debug circuit address information of an executed instruction.
  - 12. The microcomputer according to claim 1, wherein the processor is further configured transmit to the debug circuit data information of an executed instruction.
  - 13. The microcomputer according to claim 1, wherein the processor is further configured transmit to the debug circuit process identifier information of an executed instruction.
  - 14. The microcomputer according to claim 1, wherein the debug circuit is capable of transmitting processor control signals, including at least one of:
    - a signal to suspend operation of the processor;
    - a signal to resume fetching instructions;
    - a signal to reset the processor;
    - a signal to indicate that an exception has occurred in the debug unit.
- 15. The microcomputer according to claim 1, wherein at least one of the plurality of bit values represents a match state between a match value and a portion of an executed instruction.

20

25

30

- 16. The microcomputer according to claim 1, wherein at least one of the plurality of bit values represents a match state between a match value and a memory address accessed by the processor in response to an executed instruction.
- 5 17. The microcomputer according to claim 1, wherein the processor is further configured transmit to the debug circuit a value indicating an increment of the program counter of the processor.
- 18. The microcomputer according to claim 1, wherein the processor is further configured transmit to the debug circuit a value indicating a change in process identifier value.
  - 19. The microcomputer according to claim 3, wherein the debug circuit is adapted to generate trace information including the program counter.
  - 20. The microcomputer according to claim 1, wherein the microcomputer is implemented on a single integrated circuit.
  - 21. A microcomputer implemented on a single integrated circuit, the microcomputer comprising:

at least one processor;

a debug circuit;

a system bus coupling the processor and debug clicuit; and

a communication link coupling the processor and debug circuit, wherein the processor is configured to transmit to the debug circuit through the communication link a plurality of bit values each representing a state of an operation in the processor including at least one of:

an operand address;

an instruction address; and

an operand value;

wherein the processor is further configured transmit to the debug circuit:

a program counter value indicating the program counter of the processor at a writeback stage of a pipeline of the processor;

a status indicating that a computer instruction is in the writeback stage is a valid computer instruction;

10

15

20

25

30

a status indicating that the computer instruction in the writeback stage is a first instruction past an executed branch instruction;

a status indicating a type of the executed branch instruction; and process identifier information of an executed instruction.

22. A microcomputer comprising:

at least one processor;

a debug circuit;

a system bus equiling the processor and debug circuit; and

means for transmitting to the debug circuit a plurality of bit values each representing a state of an operation in the processor including at least one of:

an operand address; and

an instruction address.

- 23. The microcomputer according to claim 22, wherein at least one of the plurality of bit values represents a state of an operation in the processor including an operand value and operand address.
- 24. The microcomputer according to claim 22, wherein the microcomputer further comprises means for transmitting to the debug circuit a program counter value indicating the program counter of the processor.
- 25. The microcomputer according to claim 24, wherein the program counter has a value corresponding to a value of the program counter at a writeback stage of a pipeline of the processor.
- 26. The microcomputer according to claim 25, wherein the processor comprises means for transmitting to the debug circuit a status indicating that a computer instruction is in the writeback stage is a valid computer instruction.
- 27. The microcomputer according to claim 25, wherein the processor comprises means for transmitting to the debug circuit a status indicating that the computer instruction in the writeback stage is a first instruction past a branch instruction.

15

20

- 28. The microcomputer according to claim 27, wherein the processor comprises means for transmitting to the debug circuit a status indicating a type of an executed branch instruction.
- 5 29. The microcomputer according to claim 28, wherein the debug circuit includes means for transmitting a trace packet indicating the type of the executed branch instruction.
  - 30. The microcomputer according to claim 22, wherein the plurality of bit values representing a pre-execution state of the processor.
  - 31. The microcomputer according to claim 22, wherein the processor includes means for suppressing a transmission of the plurality of bit values upon detecting an exception.
  - 32. The microcomputer according to claim 22, wherein the processor further comprises means for transmitting to the debug circuit address information of an executed instruction.
  - 33. The microcomputer according to claim 22, wherein the processor includes means for transmitting to the debug circuit data information of an executed instruction.
  - 34. The microcomputer according to claim 22, wherein the processor comprises means for transmitting to the debug circuit process identifier information of an executed instruction.
    - 35. The microcomputer according to claim 22, wherein the debug circuit comprises means for transmitting processor control signals, including at least one of:
      - a signal to suspend operation of the processor;
      - a signal to resume fetching instructions;
      - a signal to reset the processor;
      - a signal to indicate that an exception has occurred in the debug unit.
- 36. The microcomputer according to claim 22, wherein at least one of the plurality of bit values represents a match state between a match value and a portion of an executed instruction.

25

- 37. The microcomputer according to claim 22, wherein at least one of the plurality of bit values represents a match state between a match value and a memory address accessed by the processor in response to an executed instruction.
- 38. The microcomputer according to claim 22, wherein the processor includes means for 5 transmitting to the debug circuit a value indicating an increment of the program counter of the processor.
- 39. The microcomputer according to claim 22, wherein the processor is further configured transmit to the debug circuit value indicating a change in process identifier value. 10
  - 40. The microcomputer according to claim 22, wherein the debug circuit includes means for generating trace information including the program counter.
  - The microcomputer according to claim 22, wherein the microcomputer is 41. implemented on a single integrated circuit.
  - A method for transferring information between a processor and a debug circuit over a 42. communication link, the method comprising:

transmitting to the debug circuit a plurality of hit values each representing a state of an operation in the processor including at least one of:

an operand address;

an instruction address; and

transmitting a program counter value indicating the program counter of the processor.

- The method according to claim 42, wherein at least one of the plurality of bit values 43. represents a state of an operation in the processor including an operand value.
- 44. The method according to claim 43, wherein the program counter has a value corresponding to a value of the program counter at a writeback stage of a pipeline of the 30 processor.

- 45. The method according to claim 44, the method further comprises a step of transmitting to the debug circuit a status indicating that a computer instruction is in the writeback stage is a valid computer instruction.
- 5 46. The method according to claim 44, the method further comprising a step of transmitting to the debug circuit a status indicating that the computer instruction in the writeback stage is a first instruction past a branch instruction.
- 47. The method according to claim 46, the method further comprising a step of transmitting to the debug circuit a status indicating a type of an executed branch instruction.
  - 48. The method according to claim 47, the method further comprising a step of transmitting a trace packet indicating the type of the executed branch instruction.
  - 49. The method according to claim 42, wherein the plurality of bit values representing a pre-execution state of the processor.
  - 50. The method according to claim 42, the method further comprising a step of suppressing a transmission of the plurality of bit values upon detecting an exception.
  - 51. The method according to claim 42, the method further comprising a step of transmitting to the debug circuit address information of an executed instruction.
- 52. The method according to claim 42, the method further comprising a step of transmitting to the debug circuit data information of an executed instruction.
  - 53. The method according to claim 42, the method further comprising a step of transmitting to the debug circuit process identifier information of an executed instruction.
- 30 54. The method according to claim 42, the method further comprising a step of transmitting processor control signals, including at least one of:
  - a signal to suspend operation of the processor;
  - a signal to resume fetching instructions;

15

- a signal to reset the processor;
- a signal to indicate that an exception has occurred in the debug unit.
- The method according to claim 42, wherein at least one of the plurality of bit values represents a match state between a match value and a portion of an executed instruction.
  - 56. The method according to claim 42, wherein at least one of the plurality of bit values represents a match state between a match value and a memory address accessed by the processor in response to an executed instruction.
  - 57. The method according to claim 42, the method further comprising a step of transmitting to the debug circuit a value indicating an increment of the program counter of the processor.
  - 58. The method according to claim 42, the method further comprising a step of transmitting a value indicating a change in process identifier value to the debug circuit.
  - 59. The method according to claim 42, the method further comprising a step of generating trace information including the program counter.
  - 60. The method according to claim 42, wherein the microcomputer is implemented on a single integrated circuit.